Module 3: Verilog & SystemVerilog Fundamentals

Verilog (Design Understanding)

• Modules, data types, operators
• Combinational & sequential RTL
• FSM modeling

SystemVerilog (Verification Focus)

• Data types, arrays, structs, unions
• Interfaces & Modports
• Tasks, functions, packages
• Randomization & constraints