Module 13: Final Capstone Project (Verification-Focused)

• End-to-End Verification Project

• Example: UART / AXI / FIFO / RISC-V block
  • Flow:
    RTL → Testbench → UVM Environment → Simulation → Coverage → Debug → Signoff
  • Deliverables:
• Test plan
• Coverage report

Bug tracking & debug report